

Efficient Video Coding for 1D Integer Discrete Cosine Transform in High-Performance VLSI Architecture

Mr.Dr.I.Selvamani¹, Lakkabatnni Komal²

*1 Professor, Department of ECE, Malla Reddy College of Engineering for Women.,
Maisammaguda., Medchal., TS, India*

*2, B.Tech ECE (20RG1A0432),
Malla Reddy College of Engineering for Women., Maisammaguda., Medchal., TS, India*

ABSTRACT:

In this paper, we structure new productive VLSI engineering for Whole number Discrete Cosine Transform (DCT) incorporated into the last new High Efficiency Video Coding (HEVC) standard. The proposed design has 4x4/8x8/16x16/32x32 Transform Units (TUs) working in a parallel manner to figure two dimensional (2- D) whole number DCT utilizing one square 1-D DCT and one transpose memory. Change 1D is first determined and the comparing change is put away in a memory. These put away information are besides used to accomplish the 2D DCT change, utilizing a similar square for the principal estimation for 1D. Likewise, this engineering is based on move and snake rather than the duplication. The usage was performed on the Xilinx Artix-7 (Zynq- 7000) FPGA, the proposed quickening agent equipment 2-D number DCT takes 34421 cut LUTs, 8729 cut registers and the most extreme feasible clock recurrence for the proposed execution is 289 Mhz. At long last, this structure can be utilized to process the 30 outlines for 8K video succession and up to 120 outlines every second for 4K.

INTRODCTION:

High effectiveness video coding (HEVC) is the last video coding standard as of late discharged, created with Joint Shared Team on Video

Coding (JCT-VC) under the ISO/IEC MPEG (Moving Picture Expert Group) institutionalization association and the ITU-T



VCEG (Video Coding Expert Group). It incorporates the various calculations of the video coding, for example, inter and intra with its forerunner H.264/AVC [1]. The significant highlights devices actualized in HEVC are: right off the bat, the new factor estimate square expectation unit (PU) up to 64×64 that is proposed to help different video high goals contrasted with the fixed 16×16 macroblock permitted in its precursor H.264/AVC. What's more, the new permitted course methods of the intra forecast.

The HEVC is working in exceptionally adaptable and proficient square coding apportioning structure which is isolated into four dimensions: CTU, CU, PU, and TU. To start with, each edge is separated into squares named Coding Tree Unit (CTUs) that have different measured into 16×16 , 32×32 or 64×64 . The CTU incorporates one coding tree square (CTB) for Luma and two CTBs for segment chroma. The CTU is like fixed Macroblock 16×16 existing in H.264/AVC. At that point, the CTU can be divided into different Coding Unit (CU) which can be part into four

expectation, entropy coding and channels. It has a decent exhibition improvement with an expansion computational intricacy contrasted profundities. It is measured in a square locale 8×8 , 16×16 , 32×32 and 64×64 pixels relying upon goals of groupings coding. Next, The CU itself can be separated in Prediction Unit (PU). These squares are utilized for the intra and inter square forecast with sizes going from 4×4 up to 64×64 as per choice mode. At long last, the change Unit (TU) is resolved from PU and it appropriate for change also, measurement. The TUs are utilized on residuals originating from the intra or on the other hand inter expectation squares and it depends on DCT calculation and quantization. TU estimate ranges from 32×32 to 4×4 squared zones. What's more, TU can be recursively separated into littler squares as indicated by quad-tree structure. The DCT is helpful for to change to recurrence space and for the vitality focus prompting make the quantization progressively compelling. The remainder of this paper is composed as pursues, area II presents a rundown of related attempts to the square change in



HEVC. The HEVC change is point by point in segment III, when the proposition equipment engineering of whole number 2-D DCT is displayed in segment IV, the segment V is devoted to the outcomes execution in FPGA innovation with a correlation with the writing results. The segment VI gives in end.

RELATED WORKS:

Some equipment models are created in the writing to process the whole number DCT connected in the change bock of the HEVC standard [3]. Moreover, these proposition usage center in 2D-DCT or restricted in 1D-DCT. A portion of these works have not prepared all whole number DCT sizes. While, different works register all sizes squares. Each structure of them have described by similar systems to quicken the DCT calculation. Ruhan et al in [4] displayed quick equipment design for a 4-points converse DCT change for HEVC standard. Their configuration concentrated on the event of extraordinary ituations where they have an expanding of BD-Rate by 0.4%, however it diminished about 87.5% of

the quantity of 1-D DCT estimations in the 2-D IDCT process. They executed their equipment quickening agent in Violent wind V FPGA gadget structure ALTERA, its takes 152 ALMs, 96 registers with a working recurrence up to 78.31 MHz, it achieves 100 edges for each second for 4k (3840×2160 pixels) goals. Darji and Makwana [5] proposed a VLSI engineering for 1-D DCT utilizing a multiplier-less DCT. The CSD-CSE calculation was utilized to diminish the expansion and move activities.

They came to a 36% and 28% decrease of the zone after amalgamations in FPGA and ASIC individually when contrasted and past work utilizing comparable condition. Its plan design up to 32x32 square which is incorporated in the Spartan3 EXC3S500E FPGA innovation and devouring 5785 of cuts zone with 23.727 MHz working recurrence, while it achieved 100 MHz for ASIC execution. Wenjun Zhao et al [6] introduced a multiplierless pipelined VLSI design for whole number 2-D DCT for all TUs sizes of HEVC. They utilized expansion and move activities duplications.



The structure achieves the continuous preparing necessities for 4K video successions and was blended in both a Cyclone IV FPGA and 45nm ASIC innovation. On the FPGA is takes 5446 rationale components (LEs) with a working recurrence up to 125 MHz with throughput 1707.91 Msamples/s roughly for 32-points. For the ASIC, it takes 205.5K entryways tally with 333 MHz and up to 4546.56 Msamples/s for 32-points. Paris Kitsos et al [5] planned, in Virtex7 FPGA of Xilinx, utilizing VHDL a design for 2-D DCT, they supplanted conventional multipliers by Distributed Arithmetic to perform increase and proposed two unmistakable models utilizing numerous ROMs to increase the exhibitions. The principal structure utilizing two ROMs needs 105 cycles to process 8 change with a 338.5 MHz working recurrence and the second with four ROMs needs just 65 cycles with a recurrence of 256MHz. In another work [8], the creators proposed a equipment quickening agent for registering the opposite whole number DCT for both H.264/AVC and HEVC standard. They handled all square sizes and their

exploratory outcomes came to, on a Xilinx Virtex-7 FPGA.

PROPOSED ARCHITECTURE:

The proposed design depends on the disintegration created above for 1-D DCT. To begin with, we structured the equipment design for every lattice in the A4 framework. At that point, we actualized the present request N lattice dependent on the lower request N/2. At last, we utilized a transposed memory in addition to two plan of 1-D DCT to execute number 2-D DCT. We proposed a quickening agent dependent on increments and movements to supplant the augmentation by handling component (PE), which underpins every one of the coefficients existing inside the whole number DCT. All the potential coefficients of the center change A grid are introduced in the table, the increase is supplanted by a move also, expansion. For instance, in Eq (10) this is connected on the coefficient 89.

For instance:

$$89[01011001].x_i = (x_i \ll 6) + (x_i \ll 4) + (x_i \ll 3) + (x_i) \quad (10)$$



The PE design that figures the augmentation by the coefficients in the center change lattice. It contains one multiplexer, a collector, a 3bits counter and the control unit notwithstanding two registers. The control unit is utilized to reset both the gatherer, the counter and to direction the coefficient multiplexer The gatherer is utilized to store consequences of middle ventures in every task so as to be utilized in the following clock. The yield of the PE is given each six cycles: one cycle to load each esteem and 5 cycles to the required strides to process the higher coefficients in table 1. For instance, the coefficient 87 [01010111b], takes 5 cycles to apply the move and expansion.

The PE fills in as pursues, when the coefficient is characterized, in light of its decay decided previously. The task begins with a move from the higher to bring down request, it takes one clock cycle for each move, the collector is utilized to include the current incentive into before result, and the counter is utilized to control the quantity of cycles for both the gatherer and move activity. The counter is restricted into 3 bits

on the grounds that the PE required 6 cycles. After the PE for processing the component, the following stage is to propose a plan for every grid dependent on PE engineering.

IMPLEMENTATION RESULTS AND COMPARISONS

Right off the bat, the square 2-D DCT whole number change is actualized in C language so as to approve and decrease the multifaceted nature of the proposed engineering; also, the quickening agent equipment is depicted in VHDL language and prototyped on Artex-7 FPGA, coordinated on ZYNQ-7000 processor. The yields results acquired after the handling in the proposed equipment design are contrasted first with the yield results created from the reference programming of HEVC adaptation HM.15.0. At that point, they are likewise contrasted and programming actualized in language C to approve the proposed design. Every one of these correlations are a decent understanding. The amalgamation aftereffects of proposed engineering are exhibited in table 2, this design works up to 289.77 MHz most



extreme clock recurrence and expend 34421 LUTs that speaks to 64.70 % of assets for our gadget (53200 LUTs) and 8729 registers bits that speaks to 8.2% of registers asset. At long last, it didn't utilize DSPs in light of the fact that it doesn't have any augmentation task.

The reenactment in ModelSim shows that our engineering can be registered 32x32 square on 192 clock cycles what's more, takes 6 cycles to process one Processing Element (PE). The proposed engineering can register 30 outlines for every second (fps) for goals 8K and 120 fps for the goals Ultra HD. Truth be told. The 8K (7680x4320 pixels) and for 30 outlines for each second with 4:2:0 examining group required (7680x4320x1.5x30) 1492.99 MSample/s as throughput, so our throughput is higher than this esteem. In addition, this proposed equipment design can be improved to process more edges every second in an additional assets gadget The littlest region detailed for [7], [8] can supported giving that postulations creator have just procedure one square for each situation. Subsequently they show low recurrence with a somewhat

adequate all through. Thoroughly our work must be contrasted with that revealed in [9]. Truth be told, they have utilized the same gadget arrangement FPGA (7 arrangement from Xilinx). They utilized less assets with a higher throughput ,however their engineering can't play out the 2-D DCT in inverse to the our own.

CONCLUSION:

New efficient hardware architecture for designing a high performance accelerator hardware of 2-D DCT transform for HEVC is presented in this paper. We decomposed the transform matrix into multiplications of different matrices. These matrices have been implemented based on processing element hardware, containing only shift and adder without any multiplication to reduce the area and to achieve a fast hardware operating solution. The experimental results obtained from the Xilinx Zynq-7000 Artix-7 FPGA after synthesis shows that our architecture can process frames with high resolutions up to 8K in a real time requirement with a throughput up to 30 frames per second.

REFERNCE:

[1] G. J. Sullivan, J.- R. Ohm, W.- J. Han, and T. Wiegand, "Review of the high productivity video coding (HEVC) standard," *Circuits Syst. Video Technol. IEEE Trans. On*, vol. 22, no. 12, pp. 1649–1668, 2012.

[2] I.- K. Kim, J. Min, T. Lee, W.- J. Han, and J. Park, "Square parceling structure in the HEVC standard," *Circuits Syst. Video Technol. IEEE Trans. On*, vol. 22, no. 12, pp. 1697– 1706, 2012.

[3] A. Fuldseth, G. Bjøntegaard, M. Budagavi, and V. Sze, "CE10: Core change plan for HEVC," *JCTVC-G495 Nov*, 2011.

[4] R. Conceição, Â. Araújo, M. Porto, B. Zatt, and L. Agostini, "Equipment plan of quick HEVC 2-D IDCT focusing on ongoing UHD 4K applications," in *Circuits and Systems (LASCAS), 2015 IEEE sixth Latin American Symposium on*, 2015, pp. 1– 4.

[5] P. Kitsos, N. S. Voros, T. Dagiuklas, and A. N. Skodras, "A high speed FPGA usage of the 2D DCT for Ultra High Definition video coding," in *Digital Signal Processing*

(DSP), 2013 eighteenth Global Conference on, 2013, pp. 1– 5.

[6] K. McCann, B. Bross, W. J. Han, I. K. Kim, K. Sugimoto, and G. J. Sullivan, "High proficiency video coding (HEVC) test model 12 (HM 12) encoder depiction," *JCT-VC Doc JCTVC N*, vol. 1002, 2013.

[7] R. Jeske, J. C. de Souza, G. Wrege, R. Conceição, M. Grellert, J. Mattos, and L. Agostini, "Minimal effort and high throughput multiplierless structure of a 16 point 1-D DCT of the new HEVC video coding standard," in *Programmable Logic (SPL), 2012 VIII Southern Gathering on*, 2012, pp. 1– 6.

[8] W. Zhao, T. Onoye, and T. Tune, "Superior multiplierless change engineering for HEVC," in *2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)*, 2013, pp. 1668– 1671.

[9] T. Dias, N. Roma, and L. Sousa, "Superior multi-standard engineering for DCT calculation in H. 264/AVC prominent and HEVC codecs," in *Design and Architectures for Signal and Image Preparing (DASIP), 2013 Conference on*, 2013, pp. 14– 21.